高通量众核处理器设计
叶笑春1,李文明1,张洋1,张浩1,王达1,范东睿1,2,*(
)
)
High-Throughput Many-Core Processor Design
Ye Xiaochun1,Li Wenming1,Zhang Yang1,Zhang Hao1,Wang Da1,Fan Dongrui1,2,*()
)
图2. 传统多核处理器Cache结构在典型高通量测试程序下的性能统计。(a)展示了各级cache在不同用例下的失效率随线程数增加变化情况;(b)展示了各级cache在不同用例下的平均访问延迟随并发线程数的变化情况。
Fig. 2. Cache performance in traditional multi-core processor under WordCount, TeraSort and Search Quest applications. (a)shows the miss ratio of cache hierarches with different number of concurrent threads under different applications; (b)shows average access latency of cache heartaches with different number of concurrent threads under different applications.
